RD53A test at LBL

git clone https://gitlab.cern.ch/YARR/YARR-FW.git


git fetch
git checkout devel
git branch

cd scripts


cd ../

cd syn/xpressk7

# modify file : app.vhd line 740

# add not for VHDCI card(lbnl passive). keep without "not" for Ohio card.

# I => not fe_cmd_o(I) -- Buffer input

cd ../../ ; cd rtl/kintex7/rx-core

# check file : aurora_rx_lane.vhd line 278

# in case Ohio or LBNL passive, keep datain_p as is. in case LBNL active, change this to datain_n

# din => datain_p,

# compile

# recommended : vivado 2016.2

cd syn/xpressk7/bram_rd53a_quad_lbnl-325/
--> rename bit file

# flash bit file to FPGA

python flash.py

--> choose file

git clone https://gitlab.cern.ch/YARR/YARR.git


git fetch
git checkout rd53a
cd src


# execute before testing chips

# test for DMA trasfer and clean up fifo


# digital injection for only 3 pixels.


result is like :

[Data] : COL(12) ROW(0) PAR(1) TOT(15,11,15,11)
[Data] : COL(12) ROW(1) PAR(1) TOT(15,11,15,15)

# config file (not yet ready) : hard corded in :



readpixreg & treshold scan (temp)

add file : rd53a_readpixreg.cpp rd53a_proto_thresholdscan.cpp in tools dir

add file : thresholdscan.sh in src dir

run : ./bin/readpixreg -r 100 -v

* note : need to take a look at the LV current since current get higher than normal due to fill non-zero bit to register (if you write 0x0707 for synchronous 0xffff for linear and differential to the all resister current is upto 0.8A)

-- Atlasj Silicon - 2018-02-16


Edit | Attach | Watch | Print version | History: r2 < r1 | Backlinks | Raw View | Raw edit | More topic actions
Topic revision: r2 - 2018-02-17 - AtlasjSilicon
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2022 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback