Difference: TLUfirmware (17 vs. 18)

Revision 182018-02-24 - AtlasjSilicon

Line: 1 to 1
 
META TOPICPARENT name="FermilabTestbeam2018"

TLUfirmware

Line: 63 to 63
 
ADC_N14 LVCMOSout[0] CMOSout0 out   D57 M1

special connection for CMOSout

HSIO2 exttrigger

本番用

Changed:
<
<
接続 信号名 silk in/out J1 FPGA for     信号名 信号名 silk in/out J3 FPGA for
>
>
接続 信号名 silk in/out J1 FPGA comments     信号名 信号名 silk in/out J3 FPGA comments
 
CMOSin0 LVCMOSin[0]   in D0 E10 HSIO2 busy     NIMin4 NIMin[4]   in D96 AB4 ROI
CMOSin1 LVCMOSin[1]   in D1 A8       NIMin5 NIMin[5]   in D97 AB5 SVX busy
CMOSin2 LVCMOSin[2]   in D2 C8       NIMin6 NIMin[6]   in D98 AC1  
CMOSin3 LVCMOSin[3]   in D3 D8       NIMin7 NIMin[7]   in D99 AC2  
CMOSin4 LVCMOSin[4]   in D4 A7       NIMout2 NIMout[2]   out D115 AC3 NIMin[4]
Changed:
<
<
CMOSin5 LVCMOSin[5]   in D5 B7       NIMout3 NIMout[3]   out D114 AC4 trigger
CMOSin6 LVCMOSin[6]   in D6 C7       NIMout4 NIMout[4]   out D113 AD1 trigger
CMOSout0 LVCMOSout[0]   out D7 B6 NIMin[5]     NIMout5 NIMout[5]   out D112 AD3 trigger
>
>
CMOSin5 LVCMOSin[5]   in D5 B7       NIMout3 NIMout[3]   out D114 AC4 LGAD trigger(or ROI)
CMOSin6 LVCMOSin[6]   in D6 C7       NIMout4 NIMout[4]   out D113 AD1 SVX4 timestamp CLK100K
CMOSout0 LVCMOSout[0]   out D7 B6 NIMin[5]     NIMout5 NIMout[5]   out D112 AD3 SVX4 trigger
 
CMOSout1 LVCMOSout[1]   out D8 C6 busy OR     dout0 dout[0] MPPCctl1 in D92 AA4  
CMOSout2 LVCMOSout[2]   out D9 D6 trigger     dout_cmos0   in D94 AB1  
CMOSout3 LVCMOSout[3]   out D10 A5 trigger     DAC_LDACn0   out D95 AB2  
Line: 79 to 79
 
CMOSout5 LVCMOSout[5]   out D12 D5 trigger     dout_cmos1   in D85 W5  
CMOSout6 LVCMOSout[6]   out D13 A4 busy OR     DAC_LDACn1   out D87 Y2  
CMOSout7 LVCMOSout[7]   out D14 B4 trigger     DAC_PREn1   out D88 Y3  
Changed:
<
<
CMOSout8 LVCMOSout[8]   out D15 C4 trigger     DAC_FS1   out D89 Y5  
>
>
CMOSout8 LVCMOSout[8]   out D15 C4 HSIO2 trigger     DAC_FS1   out D89 Y5  
 
LVDS1in LVDSin[0] RJ45_0 in D23 G2       DAC_DIN1   out D90 AA2  
LVDS2out LVDSout[0] out D22 G1 trigger     DAC_SCLK1   out D91 AA3  
LVDS3in LVDSin[1] in D21 H4       dout2 dout[2] MPPCctl3 in D103 AE3  
 
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2024 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback