
| 
 DAQ development for FE65-P2 chipIntroductionFE65-P2 is the readout ASIC with 65nm processing as pre-pre-production for the RD53A/B chips used by HL-LHC ITK pixel upgrade. more information is available in : motivation talk in AUW April 2016 Timon's talk in AUW April 2016  Timon's Twiki   Chips and Bump Bonding at SLACsensor name,bias(type), condition, patch work, dose, 
 DAQ development by SPEC
 How to setup SPEC board
 mkdir -p /home/atlasj/work/SPEC/YARR cd /home/atlasj/work/SPEC/YARR/ git clone https://github.com/Yarr/Yarr.git git fetch git checkout fe65_p2 cd /home/atlasj/work/SPEC/YARR/Yarr/src/kernel make sudo make install sudo depmod cd ../ ; make 
 sudo modprobe specDriver bin/programFpga ../hdl/syn/yarr_fe65p2_revB.bit bin/test bin/benchmarkDma How to configure chips and run scantuning
 General scan consolHitOr self trigger scan1. Run digital scan2. Run analog scan 3. Prepare config: - Enable all pixels: # bin/config_fe65-p2 fe65p2.json (Overwrites config file) - Apply digital scan mask: # bin/applyMask fe65p2_ch0_digitalscan_EnMask.dat fe65p2.json - Copy masked config: # cp masked_fe65p2.json fe65p2.json - Apply analog scan mask: # bin/applyMask fe65p2_ch0_analogscan_EnMask.dat fe65p2.json - Copy masked config: # cp masked_fe65p2.json fe65p2.json 4. Run noise scan (~5min) 5. Apply noise mask: - Apply digital scan mask: # bin/applyMask fe65p2_ch0_noisescan_NoiseMask.dat fe65p2.json - Copy masked config: # cp masked_fe65p2.json fe65p2.json 6. Mask stuck/noise hitter pixels: - #bin/fixHitbus fe65p2.json (takes quite some time ~15min) - Only pixels which will get masked get printed to stdout, optimally these should not be many - If many pixels appear to not work something is wrong - You can observe the process by probing HitOr Output and Trigger, there should be two hitOr pulses per trigger - The program produces a mask hitbus_enMask.png - Copy masked config: # cp masked_fe65p2.json fe65p2.json 7. Run exttrigger scan: - If everything went right you should observe a trigger rate of a few Hz without a particle source - With source the rate should be much higher - The internal dead time is 200bc (currently hardcoded for testing) | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Added: | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| > > | YARR DAQ in EUDAQHi Koji, See here for instructions on eudaq: http://yarr.readthedocs.io/en/eudaq/eudaq.html Swap into branch “eudaq”. Don’t forget to program the correct firmware (assuming you already have the adapter board). Some remarks: - I had a merge conflict problem in the firmware and I’m not 100% that is resolvers properly. If it is not right, YARR would not answer to triggers, which you should see if the RC does not see more trigger. - I had to change the way events get send to the RC, this is untested and I hope it works. - There is a version of the converter, but I’m sure there were local changes and I can’t get onto the eudaq machine at SLAC due to some stupid permissions. We need to wait until someone sends me the file. If you give me a not to random time window in your night where I can test some things with, we could do that. I have to run some errants and will not be at my laptop the whole time. Otherwise we can get everything running once I’m there in person. Cheers, Timonhttps://eutelescope.web.cern.ch/forum/multiple-dut-events-tlu-trigger  | ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| ImagesThere are 24 images in this page --  Koji Nakamura  - 2016-04-21 Log noteAfterIrrad20161018
 | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
 
  Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Copyright © 2008-2025 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.